

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,679		12/29/2000	Anthony X. Jarvis	00-BN-067 (STMI01-00067)	9128
30425	7590	11/26/2004	EXAMINER		INER
STMICRO		ONICS, INC.		LI, AI	MEE J
1310 ELECT		=	ART UNIT	PAPER NUMBER	
CARROLLTON, TX 75006				2183	
				DATE MAILED: 11/26/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	09/751,679	JARVIS ET AL.
Office Action Summary	Examiner	Art Unit
	Aimee J Li	2183
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status		
1) ☐ Responsive to communication(s) filed on 15 Ju 2a) ☐ This action is FINAL. 2b) ☐ This 3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro	osecution as to the merits is
Disposition of Claims		
4) ☐ Claim(s) 1-25 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-25 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the correction Replacement drawing sheet(s) including the correction The oath or declaration is objected to by the Examine 11).	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage
Attachment(s)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	

Art Unit: 2183

DETAILED ACTION

Page 2

1. Claims 1-25 have been considered. Claims 1, 11, and 21 have been amended as per Applicant's request.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 3-4, 8-11, 13-14, 18-22 and 24-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Divivier et al., U.S. patent Number 5,680,564 (herein referred to as Divivier) in view of Grochowski et al., U.S. Patent Number 5,450,605 (herein referred to as Grochowski).
- 4. Referring to claims 1, 11, and 21, taking claim 11 as exemplary, Divivier has taught a processing system comprising:
 - a. A data processor (Divivier Fig. 1) comprising:
 - i. An instruction execution pipeline comprising N processing stages
 (Divivier column 3, lines 22-23); and
 - ii. An instruction issue unit capable of fetching into said instruction execution pipeline instructions fetched from an instruction cache (Divivier Figure 1, Element 16) associated with said data processor (Divivier column 4, lines 47-49), each of said fetched instructions comprising from one to S syllables (Divivier column 5, lines 1-4), said instruction issue unit comprising:

Art Unit: 2183

- (1) A first buffer (Divivier Figure 1, Element 12) comprising S storage locations capable of receiving and storing said one to S syllables associated with said fetched instructions, each of said S storage locations capable of storing one of said one to S syllables of each fetched instruction (Divivier column 3, lines 35-38);
- (2) A second buffer (Divivier Figure 1, Element 14) comprising S storage locations capable of receiving and storing said one to S syllables associated with said fetched instructions, each of said S storage locations capable of storing one of said one to S syllables of each fetched instruction (Divivier column 3, lines 35-38); and
- (3) A controller (Divivier Figure 1, Element 20 and column 3, lines 38-40) capable of determining if a first one of said S storage locations in said first buffer is full, wherein said controller, in response to a determination that said first one of said S storage locations is full, causes a corresponding syllable in an incoming fetched instruction to be stored in a corresponding one of said S storage locations in said second buffer (Divivier column 5, lines 40-51), wherein at least one of the one to S syllables in the first buffer is transferred into at least one of a plurality of issue lanes leading into the instruction execution pipeline (Divivier column 3, lines 42-53). Here, the various bytes (syllables) of the instruction residing in the first buffer are extracted and transferred (issued) to

Art Unit: 2183

Page 4

the correct "issue laces" of the instruction execution pipeline.

These issue lanes include the prefix portion, the op-code portion, and the constant data portion, all of which have destination buffers (Divivier Figure 1, Element 27) where the corresponding bytes are transferred to prior to being clocked into the execution stage (Divivier column 3, lines 42-53).

- iii. A memory coupled to said data processor (Divivier column 4, lines 47-49); and
- iv. A plurality of memory-mapped peripheral circuits coupled to said data processor for performing selected functions in association with said data processor (Divivier column 15, lines 35-39, which incorporates Shay, U.S. Patent Number 5,900,886, see Figure 1).
- 5. Divivier has not taught wherein the controller is capable of using a stop bit in a highest syllable of one of the instructions to determine whether every syllable of the instruction has been stored. However, Divivier teaches the use of variable length instructions (Divivier column 1, lines 60-65 and column 3, lines 15-20). Grochowski has taught wherein the controller is capable of using a stop bit in a highest syllable of one of the instructions to determine whether every syllable of the instruction has been stored in the first buffer (Grochowski Abstract, lines 1-9; column 1, lines 13-18; and column 2, line 67 to column 3, line 10). A person of ordinary skill in the art at the time the invention was made would have recognized that incorporating a boundary bit between the current instruction and the next instruction in a variable length instruction system (Grochowski column 1, lines 43-56), i.e. a stop bit, eliminates the delay of decoding each

Art Unit: 2183

instruction individually and allows a processor to process multiple instructions simultaneously, thereby increasing the speed of the processor (Grochowski column 1, lines 19-35 and column 2, lines .36-55). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the boundary bits, i.e. stop bits, between instructions to increase the speed of the processor.

- 6. Claims 1 and 21 are nearly identical to claim 11. Claim 1 differs in its lack of a memory coupled to the data processor, and its lack of a plurality of memory-mapped peripheral circuits coupled to the data processor for performing selected functions in association with said data processor, but encompasses the same scope as claim 11. Claim 21 differs in it being a method claim, but encompasses the same scope as claim 11. Therefore, claims 1 and 21 are rejected for the same reasons as claim 11.
- 7. Regarding claims 3 and 13, Divivier has taught wherein S=8 (Divivier column 3, lines 35-36).
- 8. Regarding claims 4, 14, and 22, Divivier has taught wherein S is a multiple of four (Divivier column 3, lines 35-36).
- 9. Regarding claims 8 and 18, Divivier has taught wherein said controller is capable of determining when all of the syllables in one of said fetched instructions are present in said first buffer, wherein said controller, in response to a determination that said all of said syllables are present, causes said all of said syllables to be transferred from said first buffer to said instruction execution pipeline (Divivier column 3, lines 28-32 and column 5, lines 1-16 and 35-52).
- 10. Regarding claims 9, 19, and 25, Divivier has taught wherein said controller is capable of determining if a syllable in said first one of said S storage locations in said first buffer has been

transferred from said first buffer to said instruction pipeline, wherein said controller, in response to a determination that said first one of said S storage locations has been transferred, causes said corresponding syllable stored in said corresponding one of said S storage locations in said second buffer to be transferred to said first one of said S storage locations in said first buffer (Divivier column 5, lines 35-52).

- 11. Regarding claims 10 and 20, Divivier has taught a switching circuit controlled by said controller and operable to transfer syllables from said second buffer to said first buffer (Divivier Figures 2 and 4 and column 5, lines 35-52).
- Referring to claim 24, Divivier has taught wherein transferring at least one of the one to S syllables in the first buffer into the at least one of a plurality of issue lanes comprises (Divivier column 3, lines 42-53):
 - a. Determining when all of the syllables in one of the fetched instructions are present in the first buffer (Divivier column 3, lines 28-32 and column 5, lines 1-16 and 35-52); and
 - b. In response to a determination that all of the syllables are present, transferring all of the syllables from the first buffer to the instruction execution pipeline (Divivier column 3, lines 28-32 and column 5, lines 1-16 and 35-52).
- 13. Claims 2, 5-7, 12, 15-17 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Divivier et a1., U.S. Patent No. 5,680,564 (herein referred to as Divivier) in view of Grochowski et al., U.S. Patent Number 5,450,605 (herein referred to as Grochowski).
- 14. Regarding claims 2 and 12, Divivier has taught wherein S=8, but has not explicitly taught wherein S=4. However, one of ordinary skill in the art would have recognized that decreasing

Art Unit: 2183

the amount of usable syllables from 8 to 4 would not change the function of the processor, but would just decrease the number of usable syllables resulting in a scaling down of the hardware needed. Therefore, one of ordinary skill in the art would have found it obvious to modify Divivier to use 4 syllables instead of 8 syllables (see In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976)).

- Regarding claims 5 and 15, Divivier has taught wherein each of said one to S syllables comprises 8 bits (1 byte), but has not explicitly taught where each one of said one to S syllables comprises 32 bits. However, one of ordinary skill in the art would have recognized that changing the bit size of a syllable from 8 to 32 bits would not change the function of the processor, but just increase the bit width (size) of the hardware that Divivier has already taught. Therefore, one of ordinary skill in the art would have found it obvious to modify Divivier to use 32 bit syllables instead of 8 bit syllables (see In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976), Gardner v. TEC Systems, Inc., 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984,) and In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955)).
- Regarding claims 6 and 16, Divivier has taught wherein each of said one to S syllables comprises 8 bits (1 byte), but has not explicitly taught where each one of said one to S syllables comprises 16 bits. However, one of ordinary skill in the art would have recognized that changing the bit size of a syllable from 8 to 16 bits would not change the function of the processor, but just increase the bit width (size) of the hardware that Divivier has already taught. Therefore, one of ordinary skill in the art would have found it obvious to modify Divivier to use 32 bit syllables instead of 8 bit syllables (see In re Rinehart, 531 F.2d 1048, 189 USPQ 143

Art Unit: 2183

(CCPA 1976), Gardner v. TEC Systems, Inc, 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984), and In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955)).

- Regarding claims 7 and 17, Divivier has taught wherein each of said one to S syllables comprises 8 bits, but has not explicitly taught where each one of said one to S syllables comprises 64 bits. However, one of ordinary skill in the art would have recognized that changing the bit size of a syllable from 8 to 64 bits would not change the function of the processor, but just increase the bit width (size) of the hardware that Divivier has already taught. Therefore, one of ordinary skill in the art would have found it obvious to modify Divivier to use 32 bit syllables instead of 8 bit syllables (see In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976), Gardner v. TEC Systems, Inc, 725 F.2d 1338, 220 USPQ 777 (Fed. Ck. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984), and In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955)).
- Regarding claim 23, Divivier has taught wherein each of said one to S syllables comprises 8 bits, but has not explicitly taught wherein each of the one to S syllables comprises one of: a) 16 bits, b) 32 bits, and c) 64 bits. However, one of ordinary skill in the art would have recognized that changing the bit size of a syllable from 8 to 16, 32, or 64 bits would not change the function of the processor, but just increase the bit width (size) of the hardware that Divivier has already taught. Therefore, one of ordinary skill in the art would have found it obvious to modify Divivier to use 16, 32 or 64 bit syllables instead of 8 bit syllables (see In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976), Gardner v. TEC Systems, Inc, 725 F.2d 1338, 220

Art Unit: 2183

USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984), and In re Rose, 220 F.2d 459, 463, 105 USPQ 237, 240 (CCPA 1955)).

Response to Arguments

19. Applicant's arguments with respect to claims 1-25 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

- 20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:30am-5:00pm.
- 21. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- 22. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL Aimee J. Li 22 November 2004

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

glee (

Page 9